sylware / nyanlinux (public) (License: AFFERO GPLv3) (since 2019-09-09) (hash sha1)
scripts for a lean, from scratch, amd hardware, linux distro
List of commits:
Subject Hash Author Date (UTC)
gfx stack update fae46b3c08698cfe4394ee04bbec3ab1339f67e4 Sylvain BERTRAND 2019-07-16 22:09:24
map generator script tidying a6d94608df12c1c7f96e5e3290f80b537cc2104f Sylvain BERTRAND 2019-07-12 18:14:16
gfx stack update 5570ddb901ca177ddaa00a302fd66c3f1a73275b Sylvain BERTRAND 2019-07-08 19:03:09
gfx stack update 2720626971b434e7ba2126e9aee38ded4739aaa4 Sylvain BERTRAND 2019-07-02 02:34:17
gfx stack update 98f523c2a571a4c5a9fd7a71b661fc32eec9851b Sylvain BERTRAND 2019-06-24 20:17:18
gfx stack update 7381ebddee043978f83504ddd36bc2e993ed147c Sylvain BERTRAND 2019-06-18 11:29:00
improve the tw heuristic hls downloader e6d7d5ab9d2d6de264091b7350e237bbc8c59e10 Sylvain BERTRAND 2019-06-18 11:27:52
gfx stack update 04d2687fb069b1cf7445c0fc6a80add4fae19657 Sylvain BERTRAND 2019-06-10 20:55:47
gfx stack update 0d480323653125a21612ddd4564ede9da79135b2 Sylvain BERTRAND 2019-06-03 21:00:33
curl/libcurl update c92ed686e0d395e4d799cb358e1a236dbe92e736 Sylvain BERTRAND 2019-05-31 12:36:28
google silent crap 4a7de70aa27cae0e92fcd899f71a1b929b4c4c3b Sylvain BERTRAND 2019-05-31 00:42:29
gfx stack update 4638d4a34e07b9559a568a8445ddcded092572e8 Sylvain BERTRAND 2019-05-27 12:06:23
online map generator only in case of emergency c50d534010ed0e53e372aad868891ac025b39af7 Sylvain BERTRAND 2019-05-23 22:33:05
gfx stack update cb1dae4538e780bc0b61bd0b4e9dba754ec1ea64 Sylvain BERTRAND 2019-05-21 21:03:37
update the dhclient script f4fd8a320290e7b221fc7ecb874aac6c90cef6e1 Sylvain BERTRAND 2019-05-21 21:03:04
gfx stack update c4ac98c5ff7a911b3ea28277bc2a26880fead15d Sylvain BERTRAND 2019-05-13 00:56:12
gfx stack update f4f40b967d9018695f9ef2cfc1d8ae6ac652ae30 Sylvain BERTRAND 2019-05-05 16:29:25
fix mouse dpi programing from real linux dpi 8bc1b8c840c97b69bcf5985ccc9b808272d6a44e Sylvain BERTRAND 2019-05-01 21:34:00
st update 65227a6066db0184b848c18fefcc808a062096f1 Sylvain BERTRAND 2019-04-22 18:15:42
gfx stack update 6d88b857b58746eeba42ecd80783a86b83c80873 Sylvain BERTRAND 2019-04-22 00:32:26
Commit fae46b3c08698cfe4394ee04bbec3ab1339f67e4 - gfx stack update
Author: Sylvain BERTRAND
Author date (UTC): 2019-07-16 22:09
Committer name: Sylvain BERTRAND
Committer date (UTC): 2019-07-16 22:09
Parent(s): a6d94608df12c1c7f96e5e3290f80b537cc2104f
Signer:
Signing key:
Signing status: N
Tree: 3ed253ab9b7d8d9ae17f5719c38cdd1faa1952ad
File Lines added Lines deleted
builders/ffmpeg-1/builder.sh 1 1
builders/llvm-0/builder.sh 1 1
builders/mesa-gl-1/builder.sh 1 1
builders/mesa-gl-1/contrib/amd.sh 6 0
builders/mesa-gl-1/contrib/compiler_nir.sh 2 0
builders/mesa-gl-1/contrib/external_deps.sh 2 0
builders/mesa-gl-1/contrib/gallium_drivers.sh 12 0
builders/mesa-gl-1/contrib/mesa.sh 1 0
builders/mesa-vulkan-1/builder.sh 1 1
builders/mesa-vulkan-1/contrib/generators/nir/nir_database_alu.c 24 1
builders/mesa-vulkan-1/contrib/generators/nir/nir_database_intrinsic.c 136 2
builders/mesa-vulkan-1/contrib/x86_64_amdgpu_linux_gnu_vulkan_x11_drm_gcc.sh 16 0
builders/mplayer-0/builder.sh 2 2
builders/xserver-0/builder.sh 1 1
File builders/ffmpeg-1/builder.sh changed (mode: 100644) (index 5ad1244..84ac131)
1 1 src_name=ffmpeg src_name=ffmpeg
2 git_commit=50e194e6e126b7fe8e91ecc2e929335d4dc64fcf
2 git_commit=806ac7da6927c1a9db2d6bc7af272733078964a0
3 3 git_url0=https://git.ffmpeg.org/$src_name.git git_url0=https://git.ffmpeg.org/$src_name.git
4 4
5 5 pkg_dir=$pkgs_dir_root/$pkg_name pkg_dir=$pkgs_dir_root/$pkg_name
File builders/llvm-0/builder.sh changed (mode: 100644) (index 776e859..986cc9d)
1 1 src_name=llvm src_name=llvm
2 git_commit=da6a17a7a12a089863aba4356c6f9d54747c6316
2 git_commit=8060f843435145ff151ecc9e5f1521c7966cffaf
3 3 git_url0=http://llvm.org/git/llvm.git git_url0=http://llvm.org/git/llvm.git
4 4
5 5 src_dir=$src_dir_root/$src_name src_dir=$src_dir_root/$src_name
File builders/mesa-gl-1/builder.sh changed (mode: 100644) (index 7024de3..bdb0e02)
1 1 src_name=mesa src_name=mesa
2 git_commit=8d74749f812e64968d37266061293e204fea252c
2 git_commit=7a19e05e8c84152af3a15868f5ef781142ac8e23
3 3 git_url0=git://anongit.freedesktop.org/mesa/$pkg_name git_url0=git://anongit.freedesktop.org/mesa/$pkg_name
4 4
5 5 slot=1 slot=1
File builders/mesa-gl-1/contrib/amd.sh changed (mode: 100644) (index d8ef079..d20dc57)
... ... $src_dir/src/amd/addrlib/src/core/addrlib1.cpp \
11 11 $src_dir/src/amd/addrlib/src/core/addrlib2.cpp \ $src_dir/src/amd/addrlib/src/core/addrlib2.cpp \
12 12 $src_dir/src/amd/addrlib/src/core/addrobject.cpp \ $src_dir/src/amd/addrlib/src/core/addrobject.cpp \
13 13 $src_dir/src/amd/addrlib/src/core/coord.cpp \ $src_dir/src/amd/addrlib/src/core/coord.cpp \
14 $src_dir/src/amd/addrlib/src/gfx10/gfx10addrlib.cpp \
14 15 $src_dir/src/amd/addrlib/src/gfx9/gfx9addrlib.cpp \ $src_dir/src/amd/addrlib/src/gfx9/gfx9addrlib.cpp \
15 16 $src_dir/src/amd/addrlib/src/r800/ciaddrlib.cpp \ $src_dir/src/amd/addrlib/src/r800/ciaddrlib.cpp \
16 17 $src_dir/src/amd/addrlib/src/r800/egbaddrlib.cpp \ $src_dir/src/amd/addrlib/src/r800/egbaddrlib.cpp \
 
... ... do
31 32 $cxxo_slib -o $libaddrlib_cxx_obj $f \ $cxxo_slib -o $libaddrlib_cxx_obj $f \
32 33 -I$src_dir/src/amd/addrlib/src/chip/r800 \ -I$src_dir/src/amd/addrlib/src/chip/r800 \
33 34 -I$src_dir/src/amd/addrlib/src/chip/gfx9 \ -I$src_dir/src/amd/addrlib/src/chip/gfx9 \
35 -I$src_dir/src/amd/addrlib/src/chip/gfx10 \
34 36 -I$src_dir/src/amd/addrlib/src/core \ -I$src_dir/src/amd/addrlib/src/core \
35 37 -I$src_dir/src/amd/addrlib/src \ -I$src_dir/src/amd/addrlib/src \
36 38 -I$src_dir/src/amd/addrlib/inc \ -I$src_dir/src/amd/addrlib/inc \
 
... ... $src_dir/src/amd/common/sid_tables.py \
54 56 $src_dir/src/amd/common/sid.h \ $src_dir/src/amd/common/sid.h \
55 57 $src_dir/src/amd/registers/amdgfxregs.json \ $src_dir/src/amd/registers/amdgfxregs.json \
56 58 $src_dir/src/amd/registers/pkt3.json \ $src_dir/src/amd/registers/pkt3.json \
59 $src_dir/src/amd/registers/gfx10.json \
60 $src_dir/src/amd/registers/gfx10-rsrc.json \
57 61 >$build_dir/src/amd/sid_tables.h >$build_dir/src/amd/sid_tables.h
58 62
59 63 $python3 \ $python3 \
60 64 $src_dir/src/amd/registers/makeregheader.py \ $src_dir/src/amd/registers/makeregheader.py \
61 65 $src_dir/src/amd/registers/amdgfxregs.json \ $src_dir/src/amd/registers/amdgfxregs.json \
62 66 $src_dir/src/amd/registers/pkt3.json \ $src_dir/src/amd/registers/pkt3.json \
67 $src_dir/src/amd/registers/gfx10.json \
68 $src_dir/src/amd/registers/gfx10-rsrc.json \
63 69 --sort address \ --sort address \
64 70 --guard AMDGFXREGS_H \ --guard AMDGFXREGS_H \
65 71 >$build_dir/src/amd/amdgfxregs.h >$build_dir/src/amd/amdgfxregs.h
File builders/mesa-gl-1/contrib/compiler_nir.sh changed (mode: 100644) (index 08971f3..512fbb4)
... ... $src_dir/src/compiler/nir/nir_lower_fragcoord_wtrans.c \
72 72 $src_dir/src/compiler/nir/nir_lower_frexp.c \ $src_dir/src/compiler/nir/nir_lower_frexp.c \
73 73 $src_dir/src/compiler/nir/nir_lower_global_vars_to_local.c \ $src_dir/src/compiler/nir/nir_lower_global_vars_to_local.c \
74 74 $src_dir/src/compiler/nir/nir_lower_gs_intrinsics.c \ $src_dir/src/compiler/nir/nir_lower_gs_intrinsics.c \
75 $src_dir/src/compiler/nir/nir_lower_input_attachments.c \
75 76 $src_dir/src/compiler/nir/nir_lower_int_to_float.c \ $src_dir/src/compiler/nir/nir_lower_int_to_float.c \
77 $src_dir/src/compiler/nir/nir_lower_interpolation.c \
76 78 $src_dir/src/compiler/nir/nir_lower_load_const_to_scalar.c \ $src_dir/src/compiler/nir/nir_lower_load_const_to_scalar.c \
77 79 $src_dir/src/compiler/nir/nir_lower_locals_to_regs.c \ $src_dir/src/compiler/nir/nir_lower_locals_to_regs.c \
78 80 $src_dir/src/compiler/nir/nir_lower_idiv.c \ $src_dir/src/compiler/nir/nir_lower_idiv.c \
File builders/mesa-gl-1/contrib/external_deps.sh changed (mode: 100644) (index b55f9b5..07e4462)
... ... libLLVMMCParser.a:\
261 261 libLLVMDemangle.a:\ libLLVMDemangle.a:\
262 262 libLLVMCoverage.a:\ libLLVMCoverage.a:\
263 263 libLLVMBitReader.a:\ libLLVMBitReader.a:\
264 libLLVMBitstreamReader.a:\
264 265 libLLVMWindowsManifest.a:\ libLLVMWindowsManifest.a:\
265 266 libLLVMDebugInfoPDB.a:\ libLLVMDebugInfoPDB.a:\
266 267 libLLVMDebugInfoDWARF.a:\ libLLVMDebugInfoDWARF.a:\
 
... ... llvm_ldflags="\
324 325 /nyan/llvm/current/lib/libLLVMDemangle.a \ /nyan/llvm/current/lib/libLLVMDemangle.a \
325 326 /nyan/llvm/current/lib/libLLVMCoverage.a \ /nyan/llvm/current/lib/libLLVMCoverage.a \
326 327 /nyan/llvm/current/lib/libLLVMBitReader.a \ /nyan/llvm/current/lib/libLLVMBitReader.a \
328 /nyan/llvm/current/lib/libLLVMBitstreamReader.a \
327 329 /nyan/llvm/current/lib/libLLVMWindowsManifest.a \ /nyan/llvm/current/lib/libLLVMWindowsManifest.a \
328 330 /nyan/llvm/current/lib/libLLVMDebugInfoPDB.a \ /nyan/llvm/current/lib/libLLVMDebugInfoPDB.a \
329 331 /nyan/llvm/current/lib/libLLVMDebugInfoDWARF.a \ /nyan/llvm/current/lib/libLLVMDebugInfoDWARF.a \
File builders/mesa-gl-1/contrib/gallium_drivers.sh changed (mode: 100644) (index 49681a6..f0a3262)
... ... $src_dir/src/gallium/drivers/radeonsi/driinfo_radeonsi.h \
8 8 >$build_dir/src/gallium/drivers/radeonsi/si_driinfo.h >$build_dir/src/gallium/drivers/radeonsi/si_driinfo.h
9 9 unset PYTHONPATH unset PYTHONPATH
10 10
11 export PYTHONPATH=$mako
12 $python3 $src_dir/src/gallium/drivers/radeonsi/gfx10_format_table.py \
13 $src_dir/src/gallium/auxiliary/util/u_format.csv \
14 $src_dir/src/amd/registers/gfx10-rsrc.json \
15 >$build_dir/src/gallium/drivers/radeonsi/gfx10_format_table.h
16 unset PYTHONPATH
17
11 18 #------------------------------------------------------------------------------- #-------------------------------------------------------------------------------
12 19
13 20 # do remove the radeonsi pipe loader fallback from (amdgpu/drm winsys) to # do remove the radeonsi pipe loader fallback from (amdgpu/drm winsys) to
 
... ... cp -f $src_dir/src/gallium/drivers/radeonsi/si_pipe.c $build_dir/src/gallium/dri
17 24 patch -i $script_dir/si_pipe.c.patch $build_dir/src/gallium/drivers/radeonsi/si_pipe.c patch -i $script_dir/si_pipe.c.patch $build_dir/src/gallium/drivers/radeonsi/si_pipe.c
18 25
19 26 libradeonsi_files="\ libradeonsi_files="\
27 $src_dir/src/gallium/drivers/radeonsi/gfx10_query.c \
28 $src_dir/src/gallium/drivers/radeonsi/gfx10_shader_ngg.c \
29 \
20 30 $src_dir/src/gallium/drivers/radeonsi/cik_sdma.c \ $src_dir/src/gallium/drivers/radeonsi/cik_sdma.c \
21 31 $src_dir/src/gallium/drivers/radeonsi/si_blit.c \ $src_dir/src/gallium/drivers/radeonsi/si_blit.c \
22 32 $src_dir/src/gallium/drivers/radeonsi/si_buffer.c \ $src_dir/src/gallium/drivers/radeonsi/si_buffer.c \
 
... ... $src_dir/src/gallium/drivers/radeonsi/si_uvd.c \
57 67 \ \
58 68 $src_dir/src/gallium/drivers/radeon/radeon_uvd.c \ $src_dir/src/gallium/drivers/radeon/radeon_uvd.c \
59 69 $src_dir/src/gallium/drivers/radeon/radeon_vcn_enc_1_2.c \ $src_dir/src/gallium/drivers/radeon/radeon_vcn_enc_1_2.c \
70 $src_dir/src/gallium/drivers/radeon/radeon_vcn_enc_2_0.c \
60 71 $src_dir/src/gallium/drivers/radeon/radeon_vcn_enc.c \ $src_dir/src/gallium/drivers/radeon/radeon_vcn_enc.c \
61 72 $src_dir/src/gallium/drivers/radeon/radeon_vcn_dec_jpeg.c \ $src_dir/src/gallium/drivers/radeon/radeon_vcn_dec_jpeg.c \
62 73 $src_dir/src/gallium/drivers/radeon/radeon_vcn_dec.c \ $src_dir/src/gallium/drivers/radeon/radeon_vcn_dec.c \
 
... ... do
82 93 libradeonsi_a="$libradeonsi_a $libradeonsi_obj" libradeonsi_a="$libradeonsi_a $libradeonsi_obj"
83 94
84 95 $cco_slib -o $libradeonsi_obj $f \ $cco_slib -o $libradeonsi_obj $f \
96 -I$build_dir/src/gallium/drivers/radeonsi \
85 97 -I$build_dir/src/amd \ -I$build_dir/src/amd \
86 98 -I$build_dir/src/compiler/nir \ -I$build_dir/src/compiler/nir \
87 99 -I$src_dir/src/amd/common \ -I$src_dir/src/amd/common \
File builders/mesa-gl-1/contrib/mesa.sh changed (mode: 100644) (index a2aaec8..9cebf32)
... ... done
407 407
408 408 $cco_slib -o $build_dir/mesa/xform4.o $src_dir/src/mesa/x86-64/xform4.S \ $cco_slib -o $build_dir/mesa/xform4.o $src_dir/src/mesa/x86-64/xform4.S \
409 409 -I$build_dir/src/mesa/x86 \ -I$build_dir/src/mesa/x86 \
410 -I$src_dir/src/mesa \
410 411 \ \
411 412 $cco_slib_common_trailer $cco_slib_common_trailer
412 413
File builders/mesa-vulkan-1/builder.sh changed (mode: 100644) (index 5425e19..69e125c)
1 1 src_name=mesa src_name=mesa
2 git_commit=8d74749f812e64968d37266061293e204fea252c
2 git_commit=7a19e05e8c84152af3a15868f5ef781142ac8e23
3 3 git_url0=git://anongit.freedesktop.org/mesa/$src_name git_url0=git://anongit.freedesktop.org/mesa/$src_name
4 4
5 5 slot=1 slot=1
File builders/mesa-vulkan-1/contrib/generators/nir/nir_database_alu.c changed (mode: 100644) (index e4847d4..b2db49b)
... ... static struct nir_op nir_ushr = {
2592 2592 NIR_TYPE_UINT, NIR_TYPE_UINT,
2593 2593 2, 2,
2594 2594 {0,0}, {0,0},
2595 {NIR_TYPE_UINT,NIR_TYPE_UINT},
2595 {NIR_TYPE_UINT,NIR_TYPE_UINT32},
2596 0
2597 };
2598 static struct nir_op nir_urol = {
2599 "urol",
2600 NIR_OP_TYPE_ALU,
2601 0,
2602 NIR_TYPE_UINT,
2603 2,
2604 {0,0},
2605 {NIR_TYPE_UINT,NIR_TYPE_UINT32},
2606 0
2607 };
2608 static struct nir_op nir_uror = {
2609 "uror",
2610 NIR_OP_TYPE_ALU,
2611 0,
2612 NIR_TYPE_UINT,
2613 2,
2614 {0,0},
2615 {NIR_TYPE_UINT,NIR_TYPE_UINT32},
2596 2616 0 0
2597 2617 }; };
2598 2618 static struct nir_op nir_ussub_4x8 = { static struct nir_op nir_ussub_4x8 = {
 
... ... static struct nir_op *nir_ops[] = {
2942 2962 &nir_umul_low, &nir_umul_low,
2943 2963 &nir_imadsh_mix16, &nir_imadsh_mix16,
2944 2964 &nir_bitfield_select, &nir_bitfield_select,
2965 /* git 8d74749f812e64968d37266061293e204fea252c..9b116173b6a5e96c54ef3962546aabd505e00cfb */
2966 &nir_urol,
2967 &nir_uror,
2945 2968 }; };
File builders/mesa-vulkan-1/contrib/generators/nir/nir_database_intrinsic.c changed (mode: 100644) (index 3bcc05f..0bbf51b)
... ... static struct nir_intrinsic nir_load_blend_const_color_rgba8888_unorm = {
1763 1763 .flags = NIR_INTRINSIC_FLAGS_CAN_ELIMINATE | NIR_INTRINSIC_FLAGS_CAN_REORDER, .flags = NIR_INTRINSIC_FLAGS_CAN_ELIMINATE | NIR_INTRINSIC_FLAGS_CAN_REORDER,
1764 1764 .system_value = true .system_value = true
1765 1765 }; };
1766
1767 /******************************************************************************/
1768 /*
1769 * System values for gl_Color, for radeonsi which interpolates these in the
1770 * shader prolog to handle two-sided color without recompiles and therefore
1771 * doesn't handle these in the main shader part like normal varyings.
1772 */
1773 static struct nir_intrinsic nir_load_color0 = {
1774 .name = "load_color0",
1775 .has_dest = true,
1776 .dest_components_n = 4,
1777 .bit_szs = 0x20,
1778 .flags = NIR_INTRINSIC_FLAGS_CAN_ELIMINATE | NIR_INTRINSIC_FLAGS_CAN_REORDER,
1779 .system_value = true
1780 };
1781 static struct nir_intrinsic nir_load_color1 = {
1782 .name = "load_color1",
1783 .has_dest = true,
1784 .dest_components_n = 4,
1785 .bit_szs = 0x20,
1786 .flags = NIR_INTRINSIC_FLAGS_CAN_ELIMINATE | NIR_INTRINSIC_FLAGS_CAN_REORDER,
1787 .system_value = true
1788 };
1789 /* system color0 and system color1 */
1790 /******************************************************************************/
1766 1791 struct nir_intrinsic nir_load_deref = { struct nir_intrinsic nir_load_deref = {
1767 1792 .name = "load_deref", .name = "load_deref",
1768 1793 .srcs_n = 1, .srcs_n = 1,
 
... ... struct nir_intrinsic nir_load_size_ir3 = {
1833 1858 .dest_components_n = 1, .dest_components_n = 1,
1834 1859 .flags = NIR_INTRINSIC_FLAGS_CAN_ELIMINATE | NIR_INTRINSIC_FLAGS_CAN_REORDER .flags = NIR_INTRINSIC_FLAGS_CAN_ELIMINATE | NIR_INTRINSIC_FLAGS_CAN_REORDER
1835 1860 }; };
1861
1862 /*
1863 * Fragment shader input interpolation delta intrinsic.
1864 *
1865 * For hw where fragment shader input interpolation is handled in shader, the
1866 * load_fs_input_interp deltas intrinsics can be used to load the input deltas
1867 * used for interpolation as follows:
1868 *
1869 * vec3 iid = load_fs_input_interp_deltas(varying_slot)
1870 * vec2 bary = load_barycentric_*(...)
1871 * float result = iid.x + iid.y * bary.y + iid.z * bary.x
1872 */
1873 struct nir_intrinsic nir_load_fs_input_interp_deltas = {
1874 .name = "load_fs_input_interp_deltas",
1875 .srcs_n = 1,
1876 .src_components_n = {
1877 1
1878 },
1879 .has_dest = true,
1880 .dest_components_n = 3,
1881 .idxs_n = 2,
1882 .idxs_map = {
1883 [NIR_INTRINSIC_IDX_BASE] = 1,
1884 [NIR_INTRINSIC_IDX_COMPONENT] = 2
1885 },
1886 .flags = NIR_INTRINSIC_FLAGS_CAN_ELIMINATE | NIR_INTRINSIC_FLAGS_CAN_REORDER
1887 };
1836 1888 /******************************************************************************/ /******************************************************************************/
1837 1889 /* /*
1838 1890 * Load operations pull data from some piece of GPU memory. All load * Load operations pull data from some piece of GPU memory. All load
 
... ... struct nir_intrinsic nir_mbcnt_amd = {
3311 3363 }; };
3312 3364 /* AMD Shader ballot operations */ /* AMD Shader ballot operations */
3313 3365 /******************************************************************************/ /******************************************************************************/
3366
3367 /******************************************************************************/
3368 /*
3369 * Demote fragment shader invocation to a helper invocation. Any stores to
3370 * memory after this instruction are suppressed and the fragment does not write
3371 * outputs to the framebuffer. Unlike discard, demote needs to ensure that
3372 * derivatives will still work for invocations that were not demoted.
3373 *
3374 * As specified by SPV_EXT_demote_to_helper_invocation.
3375 */
3376 struct nir_intrinsic nir_demote = {
3377 .name = "demote"
3378 };
3379 struct nir_intrinsic nir_is_helper_invocation= {
3380 .name = "is_helper_invocation",
3381 .has_dest = true,
3382 .dest_components_n = 1,
3383 .flags = NIR_INTRINSIC_FLAGS_CAN_ELIMINATE
3384 };
3385 /* Demote related */
3386 /******************************************************************************/
3387
3388 /******************************************************************************/
3389 /*
3390 * Intrinsics used by the Midgard/Bifrost blend pipeline. These are defined
3391 * within a blend shader to read/write the raw value from the tile buffer,
3392 * without applying any format conversion in the process. If the shader needs
3393 * usable pixel values, it must apply format conversions itself.
3394 *
3395 * These definitions are generic, but they are explicitly vendored to prevent
3396 * other drivers from using them, as their semantics is defined in terms of the
3397 * Midgard/Bifrost hardware tile buffer and may not line up with anything sane.
3398 * One notable divergence is sRGB, which is asymmetric: raw_input_pan requires
3399 * an sRGB->linear conversion, but linear values should be written to
3400 * raw_output_pan and the hardware handles linear->sRGB.
3401 */
3402
3403 /* src[] = { value } */
3404 struct nir_intrinsic nir_store_raw_output_pan = {
3405 .name = "store_raw_output_pan",
3406 .srcs_n = 1,
3407 .src_components_n = {
3408 0
3409 }
3410 };
3411 struct nir_intrinsic nir_load_raw_output_pan = {
3412 .name = "load_raw_output_pan",
3413 .has_dest = true,
3414 .flags = NIR_INTRINSIC_FLAGS_CAN_ELIMINATE | NIR_INTRINSIC_FLAGS_CAN_REORDER
3415 };
3416 /*
3417 * V3D-specific instrinc for tile buffer color reads.
3418 *
3419 * The hardware requires that we read the samples and components of a pixel
3420 * in order, so we cannot eliminate or remove any loads in a sequence.
3421 *
3422 * src[] = { render_target }
3423 * BASE = sample index
3424 */
3425 struct nir_intrinsic nir_load_tlb_color_v3d = {
3426 .name = "load_tlb_color_v3d",
3427 .srcs_n = 1,
3428 .src_components_n = {
3429 1
3430 },
3431 .has_dest = true,
3432 .idxs_n = 2,
3433 .idxs_map = {
3434 [NIR_INTRINSIC_IDX_BASE] = 1,
3435 [NIR_INTRINSIC_IDX_COMPONENT] = 2,
3436 }
3437 };
3314 3438 /*----------------------------------------------------------------------------*/ /*----------------------------------------------------------------------------*/
3315 3439
3316 3440 struct nir_intrinsic *nir_intrinsics[] = { struct nir_intrinsic *nir_intrinsics[] = {
 
... ... struct nir_intrinsic *nir_intrinsics[] = {
3597 3721 &nir_load_size_ir3, &nir_load_size_ir3,
3598 3722 /* git 07745f94948874c875dac924e055a11ee96beb5b..974c4d679c23373dbed386c696e3e3bc1bfa23ae */ /* git 07745f94948874c875dac924e055a11ee96beb5b..974c4d679c23373dbed386c696e3e3bc1bfa23ae */
3599 3723 &nir_load_blend_const_color_rgb, &nir_load_blend_const_color_rgb,
3600 /* git e9703fb4162e85943c52b6559d3554b521125da4..1a7caac9e96f5ef5600edcaf982c5e113c3e62fd */
3724 /* git e9703fb4162e85943c52b6559d3554b521125da4..1a7caac9e96f5ef5600edcaf982c5e113c3e62fd */
3601 3725 &nir_quad_swizzle_amd, &nir_quad_swizzle_amd,
3602 3726 &nir_masked_swizzle_amd, &nir_masked_swizzle_amd,
3603 3727 &nir_write_invocation_amd, &nir_write_invocation_amd,
3604 &nir_mbcnt_amd
3728 &nir_mbcnt_amd,
3729 /* git 8d74749f812e64968d37266061293e204fea252c..9b116173b6a5e96c54ef3962546aabd505e00cfb */
3730 &nir_load_color0,
3731 &nir_load_color1,
3732 &nir_load_fs_input_interp_deltas,
3733 /* git 9b116173b6a5e96c54ef3962546aabd505e00cfb..7a19e05e8c84152af3a15868f5ef781142ac8e23 */
3734 &nir_demote,
3735 &nir_is_helper_invocation,
3736 &nir_store_raw_output_pan,
3737 &nir_load_raw_output_pan,
3738 &nir_load_tlb_color_v3d
3605 3739 }; };
File builders/mesa-vulkan-1/contrib/x86_64_amdgpu_linux_gnu_vulkan_x11_drm_gcc.sh changed (mode: 100755) (index 2fb7d30..bb60606)
... ... libLLVMMCParser.a:\
446 446 libLLVMDemangle.a:\ libLLVMDemangle.a:\
447 447 libLLVMCoverage.a:\ libLLVMCoverage.a:\
448 448 libLLVMBitReader.a:\ libLLVMBitReader.a:\
449 libLLVMBitstreamReader.a:\
449 450 libLLVMWindowsManifest.a:\ libLLVMWindowsManifest.a:\
450 451 libLLVMDebugInfoPDB.a:\ libLLVMDebugInfoPDB.a:\
451 452 libLLVMDebugInfoDWARF.a:\ libLLVMDebugInfoDWARF.a:\
 
... ... llvm_ldflags="\
510 511 /nyan/llvm/current/lib/libLLVMDemangle.a \ /nyan/llvm/current/lib/libLLVMDemangle.a \
511 512 /nyan/llvm/current/lib/libLLVMCoverage.a \ /nyan/llvm/current/lib/libLLVMCoverage.a \
512 513 /nyan/llvm/current/lib/libLLVMBitReader.a \ /nyan/llvm/current/lib/libLLVMBitReader.a \
514 /nyan/llvm/current/lib/libLLVMBitstreamReader.a \
513 515 /nyan/llvm/current/lib/libLLVMWindowsManifest.a \ /nyan/llvm/current/lib/libLLVMWindowsManifest.a \
514 516 /nyan/llvm/current/lib/libLLVMDebugInfoPDB.a \ /nyan/llvm/current/lib/libLLVMDebugInfoPDB.a \
515 517 /nyan/llvm/current/lib/libLLVMDebugInfoDWARF.a \ /nyan/llvm/current/lib/libLLVMDebugInfoDWARF.a \
 
... ... $python3 $src_dir/src/amd/common/sid_tables.py \
656 658 $src_dir/src/amd/common/sid.h \ $src_dir/src/amd/common/sid.h \
657 659 $src_dir/src/amd/registers/amdgfxregs.json \ $src_dir/src/amd/registers/amdgfxregs.json \
658 660 $src_dir/src/amd/registers/pkt3.json \ $src_dir/src/amd/registers/pkt3.json \
661 $src_dir/src/amd/registers/gfx10.json \
662 $src_dir/src/amd/registers/gfx10-rsrc.json \
659 663 >$build_dir/sid_tables.h & >$build_dir/sid_tables.h &
660 664
661 665 $python3 $src_dir/src/amd/registers/makeregheader.py \ $python3 $src_dir/src/amd/registers/makeregheader.py \
662 666 $src_dir/src/amd/registers/amdgfxregs.json \ $src_dir/src/amd/registers/amdgfxregs.json \
663 667 $src_dir/src/amd/registers/pkt3.json \ $src_dir/src/amd/registers/pkt3.json \
668 $src_dir/src/amd/registers/gfx10.json \
669 $src_dir/src/amd/registers/gfx10-rsrc.json \
664 670 --sort address \ --sort address \
665 671 --guard AMDGFXREGS_H \ --guard AMDGFXREGS_H \
666 672 >$build_dir/amdgfxregs.h & >$build_dir/amdgfxregs.h &
 
... ... $ar $build_dir/libamd_common.a $libamd_common_a
752 758 # addrlib (similar c++ pile of cr*p than llvm, everything c++ is anyway) # addrlib (similar c++ pile of cr*p than llvm, everything c++ is anyway)
753 759 cppflags="\ cppflags="\
754 760 $cppflags_common \ $cppflags_common \
761 -I$src_dir/src/amd/addrlib/inc/chip/gfx10 \
755 762 -I$src_dir/src/amd/addrlib/inc/chip/gfx9 \ -I$src_dir/src/amd/addrlib/inc/chip/gfx9 \
756 763 -I$src_dir/src/amd/addrlib/inc/chip/r800 \ -I$src_dir/src/amd/addrlib/inc/chip/r800 \
757 764 -I$src_dir/src/amd/addrlib/inc \ -I$src_dir/src/amd/addrlib/inc \
758 765 -I$src_dir/src/amd/addrlib/src/core \ -I$src_dir/src/amd/addrlib/src/core \
766 -I$src_dir/src/amd/addrlib/src/chip/gfx10 \
759 767 -I$src_dir/src/amd/addrlib/src/chip/gfx9 \ -I$src_dir/src/amd/addrlib/src/chip/gfx9 \
760 768 -I$src_dir/src/amd/addrlib/src/chip/r800 \ -I$src_dir/src/amd/addrlib/src/chip/r800 \
761 769 -I$src_dir/src/amd/addrlib/src \ -I$src_dir/src/amd/addrlib/src \
 
... ... $src_dir/src/amd/addrlib/src/core/addrlib1.cpp \
771 779 $src_dir/src/amd/addrlib/src/core/addrlib2.cpp \ $src_dir/src/amd/addrlib/src/core/addrlib2.cpp \
772 780 $src_dir/src/amd/addrlib/src/core/addrobject.cpp \ $src_dir/src/amd/addrlib/src/core/addrobject.cpp \
773 781 $src_dir/src/amd/addrlib/src/core/coord.cpp \ $src_dir/src/amd/addrlib/src/core/coord.cpp \
782 $src_dir/src/amd/addrlib/src/gfx10/gfx10addrlib.cpp \
774 783 $src_dir/src/amd/addrlib/src/gfx9/gfx9addrlib.cpp \ $src_dir/src/amd/addrlib/src/gfx9/gfx9addrlib.cpp \
775 784 $src_dir/src/amd/addrlib/src/r800/ciaddrlib.cpp \ $src_dir/src/amd/addrlib/src/r800/ciaddrlib.cpp \
776 785 $src_dir/src/amd/addrlib/src/r800/egbaddrlib.cpp \ $src_dir/src/amd/addrlib/src/r800/egbaddrlib.cpp \
 
... ... $src_dir/src/compiler/nir/nir_lower_load_const_to_scalar.c \
934 943 $src_dir/src/compiler/nir/nir_lower_locals_to_regs.c \ $src_dir/src/compiler/nir/nir_lower_locals_to_regs.c \
935 944 $src_dir/src/compiler/nir/nir_lower_idiv.c \ $src_dir/src/compiler/nir/nir_lower_idiv.c \
936 945 $src_dir/src/compiler/nir/nir_lower_indirect_derefs.c \ $src_dir/src/compiler/nir/nir_lower_indirect_derefs.c \
946 $src_dir/src/compiler/nir/nir_lower_input_attachments.c \
937 947 $src_dir/src/compiler/nir/nir_lower_int64.c \ $src_dir/src/compiler/nir/nir_lower_int64.c \
938 948 $src_dir/src/compiler/nir/nir_lower_int_to_float.c \ $src_dir/src/compiler/nir/nir_lower_int_to_float.c \
949 $src_dir/src/compiler/nir/nir_lower_interpolation.c \
939 950 $src_dir/src/compiler/nir/nir_lower_io.c \ $src_dir/src/compiler/nir/nir_lower_io.c \
940 951 $src_dir/src/compiler/nir/nir_lower_io_arrays_to_elements.c \ $src_dir/src/compiler/nir/nir_lower_io_arrays_to_elements.c \
941 952 $src_dir/src/compiler/nir/nir_lower_io_to_temporaries.c \ $src_dir/src/compiler/nir/nir_lower_io_to_temporaries.c \
 
... ... $python3 $src_dir/src/amd/vulkan/vk_format_table.py \
1105 1116 $src_dir/src/amd/vulkan/vk_format_layout.csv \ $src_dir/src/amd/vulkan/vk_format_layout.csv \
1106 1117 >$build_dir/vk_format_table.c & >$build_dir/vk_format_table.c &
1107 1118 #------------------------------------------------------------------------------ #------------------------------------------------------------------------------
1119 $python3 $src_dir/src/amd/vulkan/gfx10_format_table.py \
1120 $src_dir/src/amd/vulkan/vk_format_layout.csv \
1121 $src_dir/src/amd/registers/gfx10-rsrc.json \
1122 >$build_dir/gfx10_format_table.h &
1123 #------------------------------------------------------------------------------
1108 1124 unset PYTHONPATH unset PYTHONPATH
1109 1125 #------------------------------------------------------------------------------ #------------------------------------------------------------------------------
1110 1126 git_sha1=no_git_sha1_available git_sha1=no_git_sha1_available
File builders/mplayer-0/builder.sh changed (mode: 100644) (index e5fee06..713d73d)
1 1 src_name=mplayer src_name=mplayer
2 date=2019-07-01
2 date=2019-07-15
3 3 archive_name=$src_name-export-snapshot.tar.bz2 archive_name=$src_name-export-snapshot.tar.bz2
4 4 url0=http://www.mplayerhq.hu/MPlayer/releases/$archive_name url0=http://www.mplayerhq.hu/MPlayer/releases/$archive_name
5 ffmpeg_git_commit=50e194e6e126b7fe8e91ecc2e929335d4dc64fcf
5 ffmpeg_git_commit=806ac7da6927c1a9db2d6bc7af272733078964a0
6 6
7 7 src_dir=$src_dir_root/$src_name-export-$date src_dir=$src_dir_root/$src_name-export-$date
8 8 cd $src_dir_root cd $src_dir_root
File builders/xserver-0/builder.sh changed (mode: 100644) (index 41fcc8a..d1e2217)
1 1 src_name=xserver src_name=xserver
2 git_commit=9acff309434a8029bcce1b22530043459bb71791
2 git_commit=fe4cd0e7f5c58fa94db36326aadc1bd4e6d73eba
3 3 git_url0=git://anongit.freedesktop.org/xorg/$src_name git_url0=git://anongit.freedesktop.org/xorg/$src_name
4 4
5 5 src_dir=$src_dir_root/$src_name src_dir=$src_dir_root/$src_name
Hints:
Before first commit, do not forget to setup your git environment:
git config --global user.name "your_name_here"
git config --global user.email "your@email_here"

Clone this repository using HTTP(S):
git clone https://rocketgit.com/user/sylware/nyanlinux

Clone this repository using ssh (do not forget to upload a key first):
git clone ssh://rocketgit@ssh.rocketgit.com/user/sylware/nyanlinux

Clone this repository using git:
git clone git://git.rocketgit.com/user/sylware/nyanlinux

You are allowed to anonymously push to this repository.
This means that your pushed commits will automatically be transformed into a merge request:
... clone the repository ...
... make some changes and some commits ...
git push origin main